Sort by
  1. Language:All
  2. Category:vhdl
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

reconfigurable fir filter vhdl code

北单比分zhibo www.603090.live this is an fir filter implementation code for a reconfigurable fir filter design coded in vhdl language...

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...

turbo coder

日志-BCJRARCHITECTUREConventionalLUT-日志-BCJR 體系結構的能量消耗不通過簡單 reducingtheir 時鐘頻率和吞吐量大大減少。這促使我們新型建筑便開始步入 ACS 基礎電路系統是專門為了在具有最少的硬件復雜度,因此較低的能耗。< 跨度 s...

8 bit CPU design

height:1.5;">組成CPU的基本部件有運算部件、寄存器組、微命令產生部件和時序系統等。這些部件通過CPU內部的總線連接起來,實現他們之間的信息交換。其中運算部件和一部分寄存器屬于運算器部分;另一部分寄存器屬于、微命...

VHDL simulation of direct sequence spread spectrum communication system

size:14px;font-family:宋體;">直接序列擴頻通信系統: 包含: 信源、擾碼、交織、直擴、BPSK調制、解調、相關、解交織、解擾 等多個部分,經過QuartusII 9.0編譯仿真驗證可行。 代碼全原創,內含系統報告手冊一份。...

Study on Turbo Code decoder and FPGA implementation.

MAP algorithm for FPGA design and implementation. In Turbo yards of FPGA design and achieved part, main for has Turbo yards of compiled yards device in the all important module for has design and achieved, such as coding device in the RSC component decoder, and interwoven device, and decoder in the...

OFDM Modulation and Demodulation

size:14px;">Cyclic prefix insertion is commonly used in orthogonal frequency division multiplexing (OFDM) systems as a way  to mitigate the effects of intersymbol-interference (ISI). It copies the end section of an inverse fast Fourier  transform (IFFT) packet to the beginning...

Micron Nand Flash controller

size:14px;">containing ECC function...

VHDL realization of 3*3 matrix multiplication

Matrix multiplication vhdl implementation, dimension fixed, very instructive.Focus on understanding the interface, timing settings, delay control. Because the structure is relatively clear, not added stimulus file, you can write your own....

LED blink code in VHDL

space:nowrap;">LED blink code in VHDL...

prev 1 2 3 4 5 6 7 8 9 10 ... 40 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: [email protected]

切換到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
北单比分zhibo

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D
{ganrao} 湖北体彩11选五玩法介绍 股票k线图下载 浙江20选5几点开奖 河北快三豹子遗漏 股票走势图 江苏七位数精准预测 2012年排列5开奖记录 股票融资平台 贵州快3今日预测出号分析 甘肃快三几年了 福建体彩36选7兑奖表 曼雅配资 股票怎么开户 体彩海南4十1举例 内蒙古11选5奖金 重庆时时软件免费